

FIG. 1




Fig 2




Fig. 3

Signal Function	Signal Name	Signal Direction ^a	Number of Signals
<i>Global Bus Control Signals</i>			
Bus Clock	OcsbClk	Input	1
Initialization	OcsbReset, OcsbInit	Input	2
Flush	OcsbFlush	Input	1
<i>Arbitration Phase Signals</i>			
Processor Agent Bus Request	OcsbProcBusReq[3:0]	Output	4
Memory or I/O Agent Bus Request	OcsbMemIOBusReq	Output	1
Processor Agent Bus Grant	OcsbProcBusGrant[3:0]	Input	4
Memory or I/O Agent Bus Grant	OcsbMemIOBusGrant	Input	1
<i>Command Phase Signals</i>			
Address Strobe	OcsbAddrStb	Bidirectional	1
Command	OcsbCmd[3:0]	Bidirectional	4
Address	OcsbAddr[35:0]	Bidirectional	36
<i>Snoop Phase Signals</i>			
Hit a Shared State Cache Line	OcsbHitShrd	Bidirectional	1
Hit a Modified State Cache Line	OcsbHitMod	Bidirectional	1
<i>Reply Phase Signals</i>			
Reply Status	OcsbRplySts[2:0]	Bidirectional	3
Destination Ready for Writes	OcsbDstnRdy	Bidirectional	1
<i>Data Phase Signals</i>			
Data Ready	OcsbDataRdy	Bidirectional	1
Data	OcsbData[255:0]	Bidirectional	256

MPOC On-Chip System Bus Signals

Fig. 4

Command Type	OcsbCmd[3:0]			
	3	2	1	0
Memory Instruction Read	0	0	0	0
Memory Data Read	0	0	0	1
Memory Read and Invalidate	0	0	1	0
Memory Write	0	0	1	1
I/O Read	0	1	0	0
I/O Write	0	1	0	1
Interrupt Acknowledge	0	1	1	0
Invalidate Acknowledge	0	1	1	1
Special Transactions	Reserved			

Command Types Defined by OcsbCmd[3:0] Signals

Fig. 5

Reply Type	OcsbRplySts[2:0]		
	2	1	0
Idle State	0	0	0
No Data Reply	0	0	1
Normal Data Reply	0	1	0
Implicit Writeback Reply	0	1	1
Retry Reply	1	0	0
Hard Failure Reply	1	0	1
Special Replies	Reserved		

Reply Types Defined by OcsbRplySts[2:0] Signals

Fig. 6




Fig. 7